

LESSON PLAN

Discipline: Elect. Engg.	Semester: Fifth (5 th)	Name of the Lab I/C: Er Debasmita Mohapatra/Er Abadul Sajid Khan
Subject: DE&MP. Lab	No. of days/week class allotted: Three (3)	Semester from Date: 15.09.22 to Date: 22.12.22 No. of Weeks: 15
WEEK	CLASS DAY	PRACTICAL EXPERIMENTS
1 st	1 st	Verify the truth tables of AND, OR, NOT, NOR, NAND, EX OR & EX NOR GATES.
	2 nd	
	3 rd	Review Class
2 nd	1 st	Explain various gates by using universal properties of NAND and NOR gates and verify truth table
	2 nd	
	3 rd	Review Class
3 rd	1 st	Implement half adder using logic gates.
	2 nd	Implement full adder using logic gates.
	3 rd	Review Class
4 th	1 st	Implement half subtractor using logic gates.
	2 nd	Implement full subtractor using logic gates.
	3 rd	Review Class
5 th	1 st	Write a program for 8 bit Addition.
	2 nd	
	3 rd	Review Class
6 th	1 st	Write a program for 8-bit Subtraction.
	2 nd	

	rd 3	Review Class
7 th	st 1	Study MULTIPLEXER
	nd 2	Study DEMULTIPLEXER.
	rd 3	Review Class
8 th	st 1	Study the Operation of Flip Flops.
	nd 2	
	rd 3	Review Class
9 th	st 1	Revision
	nd 2	
	rd 3	
10 th	st 1	Revision
	nd 2	
	rd 3	
11 th	st 1	Revision
	nd 2	
	rd 3	
12 th	st 1	Revision
	nd 2	
	rd 3	
13 th	st 1	Revision
	nd 2	
	rd 3	
14 th	st 1	Revision
	nd 2	

	rd 3	Revision
th 15	st 1	
	nd 2	
	rd 3	